

A Silicon Surface Code Architecture Resilient Against Leakage Errors

Zhenyu Cai^{1,3}, Michael A Fogarty^{2,3}, Simon Schaal², Sofia Patomaki^{2,3},
Simon C Benjamin^{1,3}, John JL Morton^{2,3}

QEC19, August 2019


¹University of Oxford, ²University College London, ³Quantum Motion Technologies Ltd



Silicon Spin Qubits


Quantum Computer Platforms

Quantum Computer Platforms




(a) Superconducting Qubits (Google)

Quantum Computer Platforms




(a) Superconducting Qubits (Google)




(b) Trapped Ion Qubits (UMD)


Quantum Computer Platforms



(a) Superconducting Qubits (Google)



(b) Trapped Ion Qubits (UMD)




(c) Silicon Qubits (QuTech)

Silicon Quantum Dot Spin Qubits

- Mapping electron spin states to qubits

$$|\uparrow\rangle, |\downarrow\rangle \rightarrow |0\rangle, |1\rangle$$

- Such an isolated spin qubit can be created by trapping a single electron in the quantum dot.



¹Image from Schreiber and Bluhm 2018

Gate fidelity:

¹Yang et al. 2019, ²Huang et al. 2019, ³Gidney and Ekerä 2019

Gate fidelity:

- Single-qubit gate: Exceed 99.9% ¹
- Two-qubit gate: $\sim 98\%$ ²

¹Yang et al. 2019, ²Huang et al. 2019, ³Gidney and Ekerä 2019

Silicon Quantum Dot Spin Qubits

Gate fidelity:

- Single-qubit gate: Exceed 99.9% ¹
- Two-qubit gate: $\sim 98\%$ ²

Scalability:

¹Yang et al. 2019, ²Huang et al. 2019, ³Gidney and Ekerä 2019

Silicon Quantum Dot Spin Qubits

Gate fidelity:

- Single-qubit gate: Exceed 99.9% ¹
- Two-qubit gate: $\sim 98\%$ ²

Scalability:

- All electrical control.

¹Yang et al. 2019, ²Huang et al. 2019, ³Gidney and Ekerä 2019

Silicon Quantum Dot Spin Qubits

Gate fidelity:

- Single-qubit gate: Exceed 99.9% ¹
- Two-qubit gate: $\sim 98\%$ ²

Scalability:

- All electrical control.
- Potentially compatible with commercial fabrication process.

¹Yang et al. 2019, ²Huang et al. 2019, ³Gidney and Ekerä 2019

Silicon Quantum Dot Spin Qubits

Gate fidelity:

- Single-qubit gate: Exceed 99.9% ¹
- Two-qubit gate: $\sim 98\%$ ²

Scalability:

- All electrical control.
- Potentially compatible with commercial fabrication process.
- High qubit density (10^9 qubits/cm²)

¹Yang et al. 2019, ²Huang et al. 2019, ³Gidney and Ekerä 2019

Silicon Quantum Dot Spin Qubits

Gate fidelity:

- Single-qubit gate: Exceed 99.9% ¹
- Two-qubit gate: $\sim 98\%$ ²

Scalability:

- All electrical control.
- Potentially compatible with commercial fabrication process.
- High qubit density (10^9 qubits/cm²)

Importance of scalability:

¹Yang et al. 2019, ²Huang et al. 2019, ³Gidney and Ekerä 2019

Silicon Quantum Dot Spin Qubits

Gate fidelity:

- Single-qubit gate: Exceed 99.9% ¹
- Two-qubit gate: $\sim 98\%$ ²

Scalability:

- All electrical control.
- Potentially compatible with commercial fabrication process.
- High qubit density (10^9 qubits/cm²)

Importance of scalability: 2048 bit Shor's factoring in 8 hours

¹Yang et al. 2019, ²Huang et al. 2019, ³Gidney and Ekerä 2019

Silicon Quantum Dot Spin Qubits

Gate fidelity:

- Single-qubit gate: Exceed 99.9% ¹
- Two-qubit gate: $\sim 98\%$ ²


Scalability:

- All electrical control.
- Potentially compatible with commercial fabrication process.
- High qubit density (10^9 qubits/cm²)

Importance of scalability: 2048 bit Shor's factoring in 8 hours \Rightarrow **tens of millions** of qubits ³


¹Yang et al. 2019, ²Huang et al. 2019, ³Gidney and Ekerä 2019

Surface Code



- Surface code is an error correction code that has one of the **highest error threshold** ($\sim 1\%$) using qubits in a **2D layout**.

Surface Code




- Surface code is an error correction code that has one of the **highest error threshold** ($\sim 1\%$) using qubits in a **2D layout**.
- Its geometry is very favourable for silicon qubit fabrication.


Challenges in Scaling-up

Challenges of scaling up

- Dense packing of classical control lines.




(a) Top View



(b) Side View

¹Images from Zajac et al. 2018


Solution to Control Line Packing: Shared Control Lines




(a) Crossbar architecture¹

¹Veldhorst et al. 2017, ²Li et al. 2018

Solution to Control Line Packing: Shared Control Lines



(a) Crossbar architecture¹



(b) Half-filled crossbar architecture²

¹Veldhorst et al. 2017, ²Li et al. 2018

Solution to Control Line Packing: Modular Architecture




Figure 1: A modular network structure for silicon surface code ¹


¹Buonacorsi et al. 2019

Leakage Error

- **Leakage error:** the quantum system escape **out of the computational subspace** that are used to defined the qubits.

Leakage Error

- **Leakage error:** the quantum system escape **out of the computational subspace** that are used to defined the qubits.
- In a superconducting qubit: leakage errors \Rightarrow escaping out of the two lowest energy level.



- Similarly for trapped ion qubits.

Leakage Error in silicon

Single Electron Spin Qubits \Rightarrow Charge Leakage Error:




Leakage Error in silicon


Single Electron Spin Qubits \Rightarrow Charge Leakage Error:



- Two-qubit gate:



- Shuttling:



- Leakage errors **cannot** be corrected by QEC code.
 - ⇒ accumulation of errors.
 - ⇒ corrupting logical quantum information.

Leakage Detection





Figure 2: Leakage Detection Circuit.


- Normal data qubit: ancilla flip once \Rightarrow 1
- Leaked data qubit: ancilla does not flip \Rightarrow 0

¹Preskill 1998, ² Gottesman Ph.D Thesis

Leakage Reduction



(a) Normal Qubit



(b) Leaked Qubit

¹Aliferis and Terhal 2007, ²Fowler 2013, ³ Suchara et al. 2015

Limitation of Existing Leakage Fixing Circuits

Limitation of Existing Leakage Fixing Circuits

- **Assuming two-qubit gates do not transfer leakages:**

Does not apply to charge leakage errors in silicon.

Limitation of Existing Leakage Fixing Circuits

- **Assuming two-qubit gates do not transfer leakages:**

Does not apply to charge leakage errors in silicon.

- **How to restored the left-over leaked qubits:**

Hard to fit charge reservoirs next to every dot in a dense quantum dot array for *restoring leakage* in silicon.

Challenges in scaling up silicon qubits

- How to fit in the control lines
- How to restore leakage errors

Our Solution

- How to fit in all the control lines
- How to restore leakage errors

Introduce **elongated mediator quantum dots** to mediate two-qubit interaction.

- **How to fit in all the control lines**
- **How to restore leakage errors**


Introduce **elongated mediator quantum dots** to mediate two-qubit interaction.

- **How to fit in all the control lines** : provide *extra spaces* for classical control lines and charge reservoirs.
- **How to restore leakage errors**


Introduce **elongated mediator quantum dots** to mediate two-qubit interaction.

- **How to fit in all the control lines** : provide *extra spaces* for classical control lines and charge reservoirs.
- **How to restore leakage errors** : use the electrons in the mediator to *restore the leakage in the qubits in real time*.

Our architecture




Mediated Exchange Interaction



(a) Mediated interaction


Mediated Exchange Interaction



(a) Mediated interaction

- Interaction strength $\propto \frac{1}{\Delta^2}$


Mediated Exchange Interaction




(a) Mediated interaction

- Interaction strength $\propto \frac{1}{\Delta^2}$
- Turn **on** interaction: decrease $\Delta \Rightarrow$ **align** mediator energy level.

Mediated Exchange Interaction



(a) Mediated interaction



(b) Turn off interaction

- Interaction strength $\propto \frac{1}{\Delta^2}$
- Turn **on** interaction: decrease $\Delta \Rightarrow$ **align** mediator energy level.
- Turn **off** interaction: increase $\Delta \Rightarrow$ **raise** mediator energy level.

Leakage Restoration




Figure 3: Restoration of leakage via mediators.

- Relaxation time scale (~ 10 ns) \ll other operations (μ s).
- e-e repulsion in qubit dots \gg energy scale of other operations.

Leakage Restoration






Figure 4: Architecture layout


Leakage Restoration




Leakage Restoration




Leakage Restoration




Leakage Restoration




Leakage Restoration




Surface Code Partitions




Surface Code Partitions




Surface Code Partitions




Surface Code Partitions



Surface Code Partitions




Surface Code Partitions




- Isolated plaquettes within each partition.

Surface Code Partitions



- Isolated plaquettes within each partition.
- Reset inactive partitions.


Surface Code Partitions



- Isolated plaquettes within each partition.
- Reset inactive partitions.

⇒ Leakage errors will be contained within **individual plaquette**.


Stabiliser Check




(a) Physical layout

Double-dot ancilla: ¹Jones et al. 2018, ²Veldhorst et al. 2017

Stabiliser Check




(a) Physical layout




(b) The Stabiliser Check Circuit

Double-dot ancilla: ¹Jones et al. 2018, ²Veldhorst et al. 2017

Stabiliser Check




(a) Physical layout




(b) The Stabiliser Check Circuit

Stabiliser Check




(a) Physical layout




(b) The Stabiliser Check Circuit

Stabiliser check



(a) CZ decomposition



(b) The Stabiliser Check Circuit

Error Model

- **Two-qubit gate:** Each CZ contains two $\sqrt{\text{SWAP}}$. Each $\sqrt{\text{SWAP}}$ has probability $\frac{p_2}{2}$ of having a SWAP error.

Error Model


- **Two-qubit gate:** Each CZ contains two $\sqrt{\text{SWAP}}$. Each $\sqrt{\text{SWAP}}$ has probability $\frac{p_2}{2}$ of having a SWAP error.
- **Single-qubit gate, initialisation and readout:** assumed to have depolarising error of probability $p_1 = 0.1p_2$.

Error Model

- **Two-qubit gate:** Each CZ contains two $\sqrt{\text{SWAP}}$. Each $\sqrt{\text{SWAP}}$ has probability $\frac{p_2}{2}$ of having a SWAP error.
- **Single-qubit gate, initialisation and readout:** assumed to have depolarising error of probability $p_1 = 0.1p_2$.
- **Leakage event:**


Error Model

- **Two-qubit gate:** Each CZ contains two $\sqrt{\text{SWAP}}$. Each $\sqrt{\text{SWAP}}$ has probability $\frac{p_2}{2}$ of having a SWAP error.
- **Single-qubit gate, initialisation and readout:** assumed to have depolarising error of probability $p_1 = 0.1p_2$.
- **Leakage event:**



Error Model

- **Two-qubit gate:** Each CZ contains two $\sqrt{\text{SWAP}}$. Each $\sqrt{\text{SWAP}}$ has probability $\frac{p_2}{2}$ of having a SWAP error.
- **Single-qubit gate, initialisation and readout:** assumed to have depolarising error of probability $p_1 = 0.1p_2$.
- **Leakage event:** p_{leak} is the probability of a leakage happens during a CZ gate \Rightarrow each half of the stabiliser check will have $2p_{leak}$ probability to get depolarised.



Now Finding The Quantum Error Threshold

If the error rate of the circuit components is:

- **Above threshold:** more physical qubits will introduce more errors \Rightarrow ineffective error correction.
- **Below threshold:** more physical qubits can offer more protections for the logical qubits \Rightarrow effective error correction.

Threshold result




Figure 5: The **threshold of the gate errors** in the **absence of leakage errors** $\sim 0.77\%$, which is comparable to the $0.5 \sim 1\%$ of the standard surface code thresholds.

Threshold result




Figure 6: The threshold of leakage error with fixed two-qubit gate error rate ($p_2 = 0.5\%$) is $p_{leak} \sim 0.23\%$. The leakage error threshold can reach $\sim 0.66\%$ in the absence of gate error ($p_2 = 0\%$).

Summary

Summary

- **Problem:** The challenges of packings of classical control line and leakage errors in silicon quantum dot qubits.

Summary

- **Problem:** The challenges of **packings of classical control line** and **leakage errors** in silicon quantum dot qubits.
- **Our solution:**
 - Introduction of mediator dots.
 - Design of stabiliser and mediator reset cycle.

Summary

- **Problem:** The challenges of **packings of classical control line** and **leakage errors** in silicon quantum dot qubits.
- **Our solution:**
 - Introduction of mediator dots.
 - Design of stabiliser and mediator reset cycle.
- **Result:** The damage of the **leakage errors** is reduced to a **comparable** level as the **standard gate errors**.

Summary

- **Problem:** The challenges of **packings of classical control line** and **leakage errors** in silicon quantum dot qubits.
- **Our solution:**
 - Introduction of mediator dots.
 - Design of stabiliser and mediator reset cycle.
- **Result:** The damage of the **leakage errors** is reduced to a **comparable** level as the **standard gate errors**.
- Our architecture can be a practical way to implement scalable surface code in silicon structure.

Summary

- **Problem:** The challenges of **packings of classical control line** and **leakage errors** in silicon quantum dot qubits.
- **Our solution:**
 - Introduction of mediator dots.
 - Design of stabiliser and mediator reset cycle.
- **Result:** The damage of the **leakage errors** is reduced to a **comparable** level as the **standard gate errors**.
- Our architecture can be a practical way to implement scalable surface code in silicon structure.
- **Leakage errors** are highly **hardware-dependent**.
⇒ Most **effective solution**: likely to be **hardware-based**.